DIGITAL ELECTRONICS AND LOGIC DESIGN [EC - 207]

**SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY, SURAT ELECTRONICS ENGINEERING DEPARTMENT**

JEFT AMPLIFIER




**AIM:** To study output and transfer characteristics of an n-channel Junction field effect Transistor (JFET) Amplifier.

**APPARATUS:** JFET (BFW-10), Resistor (1KΩ, 100KΩ)

# SOFTWARE TOOLS/OTHER REQUIREMENTS:

Multisim Simulator/Circuit Simulator

**Theory:**






The basic construction of n- channel JFET is as shown in figure. The major part of JFET is the channel between embedded P types of material. The top of the n- channel is connected to an ohmic contact called as ‘Drain’ (D) & lower end of Channel is called as ‘Source’ (S). The two p types of materials are connected together &

to the ‘Gate’ terminal (G).

# Characteristic: 1.

(1).VGS = 0V, VDS -Some +ve Value:-



As shown in the figure the gate is directly connected to source to achieve VGS = 0V, this is similar to no bias condition. The instant the voltage VDD (=VDS) is applied, the electrons will be drawn to the drain terminal, causing ID & IS to flow (i.e. ID = IS). Under this condition the flow of charge is limited solely by resistance of the n channel between drain & source. It is important to note that the depletion region wider at the top of both p type of material. Since the upper terminal is more R .B. than the lower terminal (source -S). As voltage VDS is increased from 0 to few

volts, the current will increase as determined by ohm’s law. If still VDS is increased & approaches a level referred as VP, the depletion region




will widen, causing a noticeable reduction in channel width. The reduced

path of conduction causes the resistance to increase. The more the horizontal curve, the higher resistance. If VDS is increase to a level where it appears that the two depletion region would touch each other, the condition referred as ‘pinch–off’ will result. The level of VDS that establish this condition is called as ‘pinch off voltage’ (VP). At VP, ID should be zero, but practically a small channel still exists & very high density current still flows through the channel. As VDS is increased beyond VP, the saturation current will flow through the channel (i.e IDSS). IDSS –Drain to source current withshort cut connection from source to Gate.




# 2. VGS < 0V:


If a –ve bias is applied between gate and source, the effect of the applied – ve bias VGS is to establish depletion region similar to those obtained with VGS = 0V but at lower level of VDS.As VGS will become more & more – ve biased, the depletion layer pinch off occurs at the less & less value of VDS. Eventually, when VGS = -VP, will be sufficiently –ve to establish a saturation level, i.e., essentially 0 mA & for all practical purpose the device has been ‘turned

OFF’



# CIRCUIT DIAGRAM:



CIRCUIT DIAGRAM FROM MULTISIM:

# PROCEDURE:

**OUTPUT CHARACTERISTICS:**

1. Connect the circuit as per given diagram properly. 2. Keep VGS = 0V

1. Vary VDS in step of 0.5 V up to 10 volts and measure the drain current ID.
2. Tabulate all the readings.
3. Repeat the above procedure for VGS as -0.5, -1V, -1.5V, -2V.

# TRANSFER CHARACTERISTICS:

1. Connect the circuit as per given diagram properly. 2. Keep VDS constant at 2V.

1. Plot the transfer characteristics VGS vs. ID.
2. Repeat the above procedure for VDS as 3, 4V.


# Observation Table:

**OUTPUT CHARACTERISTICS (V1 = Vgs and V2 = Vds)**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  | **V1 = 0 V** | **V1 = 1 V** | **V1 = 2 V** | **V1 = 3 V** | **V1 = 4 V** |
| **V2(V)** | **Id(mA)** | **Id(mA)** | **Id(mA)** | **Id(mA)** | **Id(mA)** |
| **0** | 0 | 0 | 0 | 0 | 0 |
| **1** | 0.245 | 0.178 | 0.099 | 0.036 | 0 |
| **2** | 0.385 | 0.275 | 0.181 | 0.061 | 0 |
| **3** | 0.571 | 0.459 | 0.272 | 0.085 | 0 |
| **4** | 0.857 | 0.642 | 0.363 | 0.109 | 0 |
| **5** | 1.143 | 0.826 | 0.454 | 0.134 | 0 |
| **6** | 1.428 | 1.010 | 0.545 | 0.158 | 0 |
| **7** | 1.714 | 1.193 | 0.636 | 0.183 | 0 |
| **8** | 2 | 1.377 | 0.727 | 0.207 | 0 |
| **9** | 2.285 | 1.561 | 0.818 | 0.231 | 0 |
| **10** | 2.571 | 1.745 | 0.909 | 0.256 | 0 |







# INPUT CHARACTERISTICS( V2 = Vds and V1 = Vgs)

|  |  |  |  |
| --- | --- | --- | --- |
|  | **V2 = 2V** | **V2 = 3V** | **V2 = 4V** |
| **V1(V)** | **Id(mA)** | **Id(mA)** | **Id(mA)** |
| **0** | 0.385 | 0.571 | 0.857 |
| **-0.2** | 0.322 | 0.538 | 0.783 |
| **-0.4** | 0.285 | 0.489 | 0.692 |
| **-0.6** | 0.262 | 0.426 | 0.589 |
| **-0.8** | 0.226 | 0.352 | 0.478 |
| **-1** | 0.181 | 0.272 | 0.363 |
| **-1.2** | 0.132 | 0.192 | 0.252 |
| **-1.4** | 0.083 | 0.188 | 0.153 |
| **-1.6** | 0.041 | 0.056 | 0.072 |
| **-1.8** | 0.011 | 0.015 | 0.019 |
| **-2** | 0 | 0 | 0 |

**CALCULATION:**

1. Transconductance gm: Ratio of small change in drain current (Δ ID) to the corresponding change in gate to source voltage (ΔVGS) for a constant VDS.gm = Δ ID / ΔVGS at constant VDS
2. Output resistance: It is given by the relation of small change in drain to source voltage (Δ VDS) to the corresponding change in Drain Current (Δ ID) for a constant VGS, when the JFET is operating in pinch-

off region. rd or ro = ΔVDS / Δ ID at a constant V GS.



**Conclusions:-**

JFET IS A FIELD EFFECT TRANSISTOR WHICH IS A VOLTAGE CONTROLLED CURRENT SOURCE HAVING EXTREMELY HIGH INPUT IMPEDANCE. UNLIKE BJT, IT IS A UNIPOLAR JUNCTION TRANSISTOR WHICH IS USED IN MANY ELECTRONIC DEVICES AS AN AMPLIFIER.